IC Frontend design engineer(芯片前端設(shè)計(jì)工程師) (職位編號(hào):tsmcn
面議
應(yīng)屆畢業(yè)生
學(xué)歷不限
![](http://img.jrzp.com/jrzpfile/rcw/SearchJob/images/dw_xq.png)
![](http://img.jrzp.com/jrzpfile/rcw/SearchJob/images/gzjy.png)
![](http://img.jrzp.com/jrzpfile/rcw/SearchJob/images/xueli.png)
- 全勤獎(jiǎng)
- 節(jié)日福利
- 不加班
- 周末雙休
職位描述
該職位還未進(jìn)行加V認(rèn)證,請(qǐng)仔細(xì)了解后再進(jìn)行投遞!
崗位職責(zé):1.?RTL?synthesis,?SDC/UPF?verification,?low??power?design?implementation?for?advanced?technology?chips.2.?Design?flow/methodology?development?and?innovation?for?front-end?design??challenges.3.?Be?responsible?for?RTL?verification,?synthesis,?low?power?design,?and??STA/timing?closure?works?for?customer’s?projects?and?internal?system?test??chips.??任職資格:1.?MS?or?above?in?EE,?CS?related?fields.??Experience?in?Digital?IC?design?flow?(from?Synthesis,?DFT,?MBIST,?Formality,??STA),?RTL?design,?RTL?verification?is?plus.2.?New?graduate?or?1-3?years?working?experience.3.?Familiar?with?EE?CAD?tool?such?as?Design?compiler,?DFT?complier,?MBIST,??n-Lint,?Verdi,?Verilog?tools/flows.4.?Familiar?with?tcl/Perl/Python?program.
職能類別:IC驗(yàn)證工程師集成電路IC設(shè)計(jì)/應(yīng)用工程師
工作地點(diǎn)
地址:南京江寧區(qū)南京-江寧區(qū)
![](http://img.jrzp.com/jrzpfile/rcw/SearchJob/images/jg.png)
![](https://img.jrzp.com/images_server/comm/nan.png)
職位發(fā)布者
臺(tái)積電南..HR
臺(tái)積電(南京)有限公司
![](http://img.jrzp.com/jrzpfile/rcw/images/sfrz_yrz.png)
-
電子技術(shù)·半導(dǎo)體·集成電路
-
200-499人
-
外商獨(dú)資·外企辦事處
-
浦口經(jīng)濟(jì)開發(fā)區(qū)紫峰路16號(hào)